Author:
Ercegovac Miloš D.,Lang Tomás
Reference95 articles.
1. Circuit techniques for CMOS low-power high-performance multipliers;Abu-Khater;IEEE Journal of Solid-State Circuits,1996
2. High-speed arithmetic arrays;Agrawal;IEEE Transactions on Computers,1979
3. Area and Performance Optimized CMOS Multipliers;Al-Twaijry,1997
4. The IBM 360/370 model 91: floating-point execution unit;Anderson,1967
5. A two's complement parallel array multiplication algorithm;Baugh;IEEE Transactions on Computers,1973