Author:
Brennan Ciaran J.,Kozhaya Joseph,Proctor Robert,Sloan Jeffrey,Chang Shunhua,Sundquist James,Lowe Terry,Picozzi David
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Biotechnology,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. J. Wu, P. Juliano, E. Rosenbaum, Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions, Proceedings of the 22nd EOS/ESD Symposium, 2000, pp. 287–295.
2. S. Sinha, H. Swaminathan, G. Kadamati, C. Duvvury, An automated tool for detecting ESD design errors, Proceedings of the 20th EOS/ESD Symposium, 1998, pp. 208–217.
3. M. Baird, R. Ida, VerifyESD: A tool for efficient circuit level ESD simulation of mixed-signal ICs, Proceedings of the 22nd EOS/ESD Symposium, 2000, pp. 465–469.
4. J. Lee, K. Kim, S. Kang, VeriCDF: a new verification methodology for charged device failures, Proceedings of the 39th Design Automation Conference, 2002, pp. 874–879.
5. Q. Li, Y. Huh, J. Chen, P. Bendix, S. Kang, Full chip ESD design rule checking, Proceedings of the ISCAS, 2001, pp. 503–506.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. ESD event simulation automation using automatic extraction of the relevant portion of a full chip;2009 10th International Symposium on Quality of Electronic Design;2009-03
2. CDM ESD failure modes and VFTLP testing for protection evaluation;2008 9th International Conference on Solid-State and Integrated-Circuit Technology;2008-10