Author:
Bahramnejad S.,Zarandi H.R.
Reference25 articles.
1. Asadi, H. and Tahoori, M.B. “Soft error rate estimation and mitigation for SRAM-based FPGAs”, Proceedings of the 2005 ACM/SIGDA 13th international Symposium on Field-Programmable Gate Arrays, Monterey, California, USA, pp. 149–160 (2005).
2. Bolchini, C., et al. “TMR and partial dynamic reconfiguration to mitigate SEU faults in FPGAs”, Proceedings of the 22nd IEEE international Symposium on Defect and Fault-Tolerance in VLSI Systems, Washington, DC, pp. 87–95 (2007).
3. Zarandi, H.R., et al. “Soft error mitigation in switch modules of SRAM-Based FPGAs”, The Proceedings of IEEE International Symposium on Circuits and Systems, New Orleans, Louisiana, USA, pp. 141–144 (2007).
4. Srinivasana, S., et al. “Improving soft-error tolerance of FPGA configuration bits”, Proceedings of the IEEE/ACM International Conference on Computer Aided Design, Washington, DC, pp. 107–110 (2004).
5. Huang, J., et al. “Routability and fault tolerance of FPGA interconnect architectures”, Proceedings of IEEE International Test Conference, pp. 479–488 (2004).