1. Theory of Latency-Insensitive Design;Carloni;IEEE TCAD,2001
2. J. Cortadella et al., “Synthesis of Synchronous Elastic Architectures,” Proc. 43rd Design Automation Conf. (DAC 06), 2006, pp. 657-662
3. Petri Nets: Properties, analysis and applications;Murata;Proc. IEEE,1989
4. M. Singh and M. Theobald, “Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures,” Proc. Design, Automation and Test in Europe Conf. (DATE 04), vol. 2, pp. 1008–1013
5. A. Agiwal and M. Singh, “An Architecture and a Wrapper Synthesis Approach for Multi-Clock Latency-Insensitive Systems,” Proc. Intl Conf. Computer-Aided Design (ICCAD 05), pp. 1006-1013