Author:
Sarkar Bishnu Charan,De Sarkar Saumendra Sankar,Banerjee Tanmoy
Subject
Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Signal Processing,Software,Control and Systems Engineering
Reference16 articles.
1. Some advances and refinements in digital phase locked loops (DPLLs);Zoltowski;Signal Processing,2001
2. Digital phase-locked loops with a wide locking range using a fractional divider;Sato;Electronics and Communications in Japan. Part I: Communications: Commun.,1995
3. Chaos, intermittency and control of bifurcation in a ZC2-DPLL;Banerjee;International Journal of Electronics,2009
4. Novel quick-response digital phase-locked loop;Sarkar;Electronics Letters,1988
5. Dynamic gain control technique for speed enhancement of digital phase locked loops (DPLLs);Banerjee;Signal Processing,2005
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献