1. Precise automatable analytical modeling of the cache behavior of codes with indirections;Andrade;ACM Trans. Archit. Code Optim.,2007
2. Impact of cache partitioning on multi-tasking real time embedded systems;Bui,2008
3. The simplescalar tool set, version 2.0;Burger,1997
4. Cache size selection for performance, energy and reliability of time-constrained systems;Cai,2006
5. Chakrapani, L. N., Gyllenhaal, J., mei W. Hwu, W., Mahlke4, S. A., Palem1, K. V., Rabbah5, R. M., 2005. Trimaran: an infrastructure for research in instruction-level parallelism. URL http://www.trimaran.org/, 2015.