1. 3D Graphics processor chip set;Awaga;IEEE Micro,1995
2. A VLIW architecture for a trace scheduling compiler;Colwell;IEEE Trans. Comput.,1988
3. Compiler and Architecture Group (Hewlett Packard Lab.), ReaCT-ILP Group (New York University), and IMPACT Group (University of Illinois), Trimaran: An Infrastructure for Compiler Research in Instruction Level Parallelism, New York University, 1998
4. Instruction fetch mechanisms for VLIW architectures with compressed encodings;Conte;Int. Symp. Microarchitecture,1996
5. How multimedia workloads will change processor design;Dienfendorff;Computers,1997