1. N. Dutt, C. Ramachandran, Benchmarks for the 1992 high level synthesis workshop, Tech. Rep, #92–107, Dept. Inform. Comput. Sci., Univ. California, Irvine, 1992
2. Predicting system-level area and delay for pipelined and non-pipelined designs;Jain;IEEE Trans. Comput. Aided Des.,1992
3. M. Meribout, M. Motomura, Method for compiling high level programs into hardware, Japanese Patent: JSP2000-313818, 2000
4. M. Motomura et al., An embedded DRAM-FPGA chip with instantaneous logic reconfiguration, in: Symposium on VLSI Circuits, July 1997, pp. 55–56
5. Task scheduling in parallel and distributed systems;El-Rewini,1994