1. M. Bohr, Interconnect scaling — the real limiter to high performance ULSI, in: Int. Electron Devices Meeting, 1995, pp. 241–244.
2. M. Lerme, Multi layer metallization, in: H. Grünbacher (Ed.), 27th European Solid-State Device Research Conference, Editions Frontieres, Stuttgart, Germany, 1997.
3. Semiconductor Industry Association (SIA), The national technology roadmap for semiconductors, San Jose, CA, November 1997.
4. Capacitance models for integrated circuit metallization wires;Ruehli;IEEE J. Solid-State Circuits,1975
5. Multilevel metal capacitance models for CAD design synthesis systems;Chern;IEEE Electron Device Lett.,1992