Author:
Bakhouya M.,Suboh S.,Gaber J.,El-Ghazawi T.,Niar S.
Subject
Hardware and Architecture,Modelling and Simulation,Software
Reference37 articles.
1. Performance evaluation and design tradeoffs for network-on-chip interconnect architectures;Pande;IEEE Trans. Comput.,2005
2. S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. berg, K. Tiensyrj, A. Hemani, A network on chip architecture and design methodology, in: Proc. Int’t Symp. VLSI (ISVLSI), 2002, pp. 117–124.
3. L. Bononi, N. Concer, Simulation and analysis of network on ship architectures: Ring, Spidergon, and 2D Mesh, in: DATE Proc., 2006, 6 p.
4. P. Guerrier, A. Greiner, A generic architecture for on-chip packet-switched interconnections, in: DATE Proc., 2000, pp. 250–256
5. W.J. Dally, B. Towles, Route packets, not wires: on chip interconnec-tion networks, in: DAC Proc., 2001, pp. 683–689.
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献