1. Computer Methods for Circuit Analysis and Design;Vlach,1983
2. B. McGaughy, P. Karhade, J. Muhkerjee, J. Kong, System and method for simulating a circuit having hierarchical structure, 2007, US Patent 7,181,383. http://www.google.com/patents/US7181383.
3. B. McGaughy, J. Kong, Method and system for partitioning integrated circuits, 2010, US Patent 7,836,419. http://www.google.com/patents/US7836419.
4. K. Kerns, Z. Peng, Spice optimized for arrays, 2008, US Patent 7,324,363. http://www.google.com/patents/US7324363.
5. Mixed-Mode Simulation and Analog Multilevel Simulation;Saleh,1994