1. Diagnosis and Reliable Design of Digital Systems;Breuer,1976
2. N. Giambiasi, A. Miara, Silog: a practical tool for digital logic circuit simulation, in: Proceedings of the Design Automation Conference D.A.C, San Diego, 1976.
3. N. Giambiasi, A. Miara, D. Murach, Silog: a practical tool for logic digital network simulation, in: Proceedings of the Design Automation Conference D.A.C, San Diego, 1979.
4. S. Ghosh, N. Giambiasi, On the need for consistency between the VHDL language constructs and the underlying hardware design, in: Proceedings of the European Simulation Symposium ESS 1996, Genoa, Italy.
5. P. Walker, S. Ghosh, On the nature and inadequacies of transport timing delay constructs in VHDL, in: IEEE Conference on Computer Design, Austin, TX, 1996.