1. Equalization and clock recovery for a 2.5–10-Gb/s 2-PAM/4-PAM backplane transceiver cell;Zerbe;IEEE Journal of Solid-State Circuits,2003
2. An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25μm CMOS;Stonick;IEEE Journal of Solid-State Circuits,2003
3. Yamaguchi K, Sunaga K, Kaeriyama S, Nedachi T, Takamiya M, Nose K, et al. 12Gb/s duobinary signaling with x2 oversampled edge equalization. In: Proceedings of IEEE international solid-state circuits conference; 2005. p. 70–1.
4. Sinsky JH, Adamiecki A, Duelk M. 10-Gb/s electrical backplane transmission using duobinary signaling. In: Proceedings of IEEE MTT-S international microwave symposium digest; 2004. p. 109–12.
5. Li M, Kwasniewski T, Wang SJ, Tao YM, A 10Gb/s transmitter with multi-tap FIR pre-emphasis in 0.18μm CMOS technology. In: Proceedings of design automation conference; 2005. p. 679–82.