1. Low-power SAR ADC design: overview and survey of state-of-the-art techniques;Tang;IEEE Trans Circuits Syst I Regul Pap,2022
2. A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s;Van Elzakker;IEEE J Solid-State Circuits,2010
3. A 0.44-fJ/conversion-step 11-bit 600- kS/s SAR ADC with semi-resting DAC;Hsieh;IEEE J Solid-State Circuits,2018
4. A low-noise self-calibrating dynamic comparator for high-speed ADCs;Miyahara;Proc. IEEE Asian Solid-State Circuits Conf.,2008
5. A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture;Kobayashi;Proc. VLSI Circuits Symp. Dig. Technical Papers,1992