1. Modeling and analysis of fault-tolerant multistage interconnection networks;Choi;IEEE Trans Instrum Meas,2003
2. Multistage switching architectures for software routers;Bianco;IEEE Network,2007
3. Anan M, Guizani M. A fault-tolerant ATM switching architecture. In: Proceedings of IEEE IPCCC ’00, 2000. p. 295–301.
4. Hui SK, Seman K, Yunus J. An augmented chained fault-tolerant ATM switch. In: Proceedings of the 5th IEEE international conference on high speed networks and multimedia communications, 2002. p. 397–400.
5. Realizing fault-tolerant interconnection networks via chaining;Tzeng;IEEE Trans Comput,1988