1. FPGA implementation of Daubeshies polyphase-decimator filter;Sahour;Int J Comput Appl (0975 – 8887),2010
2. FPGA design of speech compression by using discrete wavelet transform;Pang,2008
3. VLSI implementation for one-dimensional multilevel lifting-based wavelet transform;Chen;IEEE Trans Comput,2004
4. FPGA design of fast lifting wavelet transform;Fan,2008
5. De-noising by soft-thresholding;Donoho;IEEE Trans Inf Theory,1995