1. Ultra-low power fsk wake-up receiver front-end for body area networks;Lont,2011
2. Phase noise improvement and noise modeling of type-I ADPLL with non-linear quantization effects;Shen,2014
3. A 56.4-to-63.4 GHz multi-rate all-digital fractional-N PLL for FMCW radar applications in 65 nm CMOS;Wu;IEEE J. Solid State Circ.,2014
4. 3.6 GHz highly monotonic digitally controlled oscillator for all-digital phase locked loop;Pokharel,2011
5. A digitally controlled oscillator system for SAW-less transmitters in cellular handsets;Hung;IEEE J. Solid State Circ.,2006