Author:
Ribas R.P.,Bavaresco S.,Schuch N.,Callegaro V.,Lubaszewski M.,Reis A.I.
Reference22 articles.
1. A. Ricci, I. De Munari and P. Ciampolini, “An evolutionary approach for standard-cell library reduction”. In: Great Lakes Symposium on VLSI (GLSVLSI), 2007, pp. 305–10.
2. B. Guan and C. Sechen, “Large standard cell libraries and their impact on layout area and circuit performance”. In: International Conference in Circuit Design (ICCD), 1996, pp. 378–83.
3. P. de Dood, B. Lee and D. Albers, “Optimization of circuit designs using a continuous spectrum of library cells”. US Patent 7107551. 2003.
4. S. Gavrilov, A. Glebov, S. Pullela, S.C. Moore, A. Dharchoudhury, R. Panda, G. Vijayan and D.T. Blaauw, “Library-less synthesis for static CMOS combinational logic circuits”. In: International Conference in Circuit Design (ICCD), 1997, pp. 658–62.
5. F.R. Schneider, R.P. Ribas, S.S. Sapatnekar and A.I. Reis, “Exact lower bound for the number of switches in series to implement a combinational logic cell”. In: International Conference in Circuit Design (ICCD), 2005, pp. 357–62.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2020-02