Author:
Garcia-Ramirez Ronny,Chacon-Rodriguez Alfonso,Molina-Robles Roberto,Castro-Gonzalez Reinaldo,Solera-Bolanos Egdar,Madrigal-Boza Gabriel,Oviedo-Hernandez Marco,Salazar-Sibaja Diego,Sanchez-Jimenez Dayhana,Fonseca-Rodriguez Melissa,Arrieta-Solorzano Johan,Rimolo-Donadio Renato,Arnaud Alfredo,Miguez Matias,Gak Joel
Reference29 articles.
1. Mitigation of soft and hard errors in FPGA-based pacemakers;Alkady,2018
2. Measuring the gap between FPGAs and ASICs;Kuon,2006
3. You cannot improve what you do not measure: FPGA vs. ASIC efficiency gaps for convolutional neural network inference;Boutros;ACM Trans. Reconfigurable Technol. Syst. (TRETS),2018
4. The RISC-V Reader: an Open Architecture Atlas;Patterson,2017
5. Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices;Gautschi;IEEE Trans. VLSI Syst.,2017
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献