1. Toward hardware-redundant, fault-tolerant logic for nanoelectronics;Jonker;IEEE Design & Test of Computers,2005
2. A reconfiguration-based defect-tolerant design paradigm for nanotechnologies;He;IEEE Design & Test of Computers,2005
3. Dynamic fault diagnosis of combinational and sequential circuits on reconfigurable hardware;Kocan;J. Electron. Test.,2007
4. Exploring dynamic redundancy to resuscitate faulty PCM blocks;Chen;ACM J. Emerg. Technol. Comput. Syst.,2014
5. A low-cost mechanism exploiting narrow-width values for tolerating hard faults in ALU;Hong;IEEE Trans. Comput.,2015