1. Architecture & CAD for Deep Submicron FPGAs;Betz,1999
2. Predicting interconnect delay for physical synthesis in a FPGA CAD flow;Manohararajah;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2007
3. Interconnect criticality-driven delay relaxation;Singhal;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2007
4. M. Khellah, S. Brown, Z. Vranesic, Minimizing interconnection delays in array-based FPGAs, in: Proceedings of Custom Integrated Circuits Conference, 1994, pp. 181–184.
5. A. Bagheri, N. Masoumi, A stochastic evaluation methodology for wire segmentation in FPGAs for optimum performance, in: Proceedings of the International Conference on Electrical Engineering (ICEE), 2011, pp. 1–6.