Funder
National Natural Science Foundation of China
Reference22 articles.
1. A.B. Kahng and G. Smith, A new design cost model for the 2001 ITRS, in Quality Electronic Design, 2002. Proceedings International Symposium on, 2002, pp. 190–193.
2. W.J. Dally and B. Towles, Route packets, not wires: on-chip interconnection networks, in Design Automation Conference, 2001. Proceedings, 2001, pp. 684–689.
3. The Raw microprocessor: a computational fabric for software circuits and general-purpose programs;Taylor;IEEE Micro,2002
4. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, An 80-Tile 1.28TFLOPS network-on-chip in 65nm CMOS, in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, 2007, pp. 98–589.
5. TILEPro64 Processor Product Brief, Tilera Corporation, 2010, Available from: 〈http://www.tilera.com/products/processors.php〉.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献