1. M. Glavanovics, H. Zitta, Thermal destruction testing: an indirect approach to a simple dynamic thermal model of smart power switches, in: Proceedings of the ESSCIRC, Villach, 2001, pp. 236–239.
2. M. Bosc, et al., Reliability characterization of LDMOS transistors submitted to multiple energy discharges, in: Proceedings of the ISPSD, 2000, pp. 165–168.
3. Fast thermal fatigue on top metal layer of power devices;Russo;Microelectronics Reliability,2002
4. Reliability of power transistors against application driven temperature swings;Gopalan;Microelectronics Reliability,2002
5. M. Glavanovics, T. Detzel, K. Weber, Impact of thermal overload operation on wirebond and metallization reliability in smart power devices, in: Proceedings of the ESSDERC, Leuven, 2004, pp. 273–276.