Author:
Tenace Valerio,Miryala Sandeep,Calimera Andrea,Macii Alberto,Macii Enrico,Poncino Massimo
Reference25 articles.
1. Clock distribution networks in synchronous digital integrated circuits;Friedman;Proc. IEEE,2001
2. Clock distribution in general vlsi circuits;Ramanathan;IEEE Trans. Circuits Syst. I,1994
3. CMOS VLSI Design;Weste,2005
4. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, V. De, Parameter variations and impact on circuits and microarchitecture, in: DAC-06: Design Automation Conference, 2003, pp. 338–342.
5. Global (interconnect) warming;Banerjee;IEEE Circuits Devices Mag.,2001
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping;IFIP Advances in Information and Communication Technology;2017