1. A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s;Pottbacker;IEEE J. Solid-State Circuits,1992
2. C. Gimeno, D. Flandre, D. Bol, Low-power half-rate dual-loop clock-recovery system in 28-nm FDSOI, in: Proc. 2018 IEEE 9th Latin American Symposium on Circuits & Systems, LASCAS, 2018, pp. 1–4.
3. A 0.42–3.45 Gb/s referenceless clock and data recovery circuit with counter-based unrestricted frequency acquisition;Son;IEEE Trans. Circuits Syst. II,2020
4. P.M. Ha, N. Huu Tho, N. Thanh, Q. Nguyen-The, An improved wide-band referenceless CDR with UP pulse selector for frequency acquisition, in: Proc. 2020 International Conference on Advanced Technologies for Communications, ATC, 2020, pp. 56–60.
5. Challenges in the design high-speed clock and data recovery circuits;Razavi;IEEE Commun. Mag.,2002