Funder
National Natural Science Foundation of China
National Key Research and Development Program of China
Reference34 articles.
1. Design considerations for interleaved ADCs;Razavi;IEEE J. Solid-State Circuits,2013
2. A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration;El-Chammas;IEEE J. Solid-State Circuits,2011
3. An 8 bit 4 GS/s 120 mW CMOS ADC;Wei;IEEE J. Solid-State Circuits,2014
4. L. Dortz, et al., 22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS, in: 2014 IEEE Int. Solid-State Circuits Conf., ISSCC, 2014, pp. 386–388.
5. A 10-bit 2.6-GS/s time-interleaved SAR ADC with a digital-mixing timing-skew calibration technique;Lin;IEEE J. Solid-State Circuits,2018