Author:
Li Yun,Shen Yi,Cao Yue,Wu Mengtong,Dang Li,Liu Shubin,Ding Ruixue,Zhu Zhangming
Funder
National Natural Science Foundation of China
Reference18 articles.
1. Low-power CMOS digital design;Chandrakasan;IEEE J. Solid State Circ.,1992
2. A 4-GS/s 39.9-dB SNDR 11.7-mW hybrid voltage-time two-step ADC with feedforward ring oscillator-based TDCs;Lyu;IEEE J. Solid State Circ.,2020
3. A 2.3-MW, 950-MHz, 8-bit fully-time-based subranging ADC using highly-linear dynamic VTC;Ohhata,2018
4. A 2.02–5.16 fJ/conversion step 10 bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90 nm CMOS;Chen;IEEE J. Solid State Circ.,2016
5. A 26GHz fractional-N charge-pump PLL based on A dual-DTC-assisted time-amplifying-phase-frequency detector achieving 37.1fs and 45.6fs rms jitter for integer-N and fractional-N channels;Geng,2023