1. Vertical Si-nanowire n-type tunneling FETs with low sub-threshold swing (≤50mV/decade) at room temperature;Gandhi;IEEE Electron Device Lett.,2011
2. V. Saripalli, A.K. Mishra, S. Datta, V. Narayanan, An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores, in: Proceedings Design Automation Conference, (2011), pp. 729–734.
3. Tunnel field-effect transistors as energy-efficient electronic switches;Ionescu;Nature,2011
4. Highly scaled (Lg ~56nm) gate-last Si tunnel field-effect transistors with Ion>100μA/μm;Loh;J. Solid State Electron.,2011
5. J. Singh, K. Ramakrishnan, S. Mookerjea, S. Datta, N. Vijaykrishnan, D. Pradhan, A novel Si-Tunnel FET based SRAM design for ultra low-power 0.3V VDD applications, in: Proceedings Design Automation Conference, (2010), pp. 181–186.