1. A sub-200 fs RMS jitter capacitor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications;Catli,2013
2. Analysis of charge-pump phase-locked loops;Hanumolu;IEEE Trans. Circ. Syst. I: Regul. Pap.,2004
3. A 192MHz differential XO based frequency quadrupler with sub-picosecond jitter in 28nm CMOS;Ghahramani,2015
4. Study of subharmonically injection-locked PLLs;Lee;IEEE J. Solid State Circ.,2009
5. Modeling oscillator injection locking using the phase domain response;Dunwell;IEEE Trans. Circ. Syst. I Regul. Pap.,2013