Author:
Li Weitao,Li Fule,Yang Changyi,Li Minzeng,Wang Zhihua
Reference10 articles.
1. A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC;Byung-Geun;IEEE J. Solid-State Circuits,2008
2. Young-Jae Cho, Kyung-Hoon Lee, Hee-Cheol Choi, Seung-Hoon Lee, Kyoung-Ho Moon, Jae-Whui Kim, A calibration-free 14b 70MS/s 3.3mm2 235mW 0.13μm CMOS pipeline ADC with high-matching 3-D symmetric capacitors, in: IEEE Custom Integrated Circuits Conference, September 2006, pp. 485–488.
3. A highly integrated CMOS analog baseband transceiver with 180MSPS 13-bit pipelined CMOS ADC and dual 12-bit DACs;Gulati;IEEE J. Solid-State Circuits,2006
4. T. Nezuka, K. Misawa, Y. Majima, J.-i. Okamura, A 10-bit 200MS/s pipeline A/D converter for high-speed video signal digitizer, in: 2006 IEEE Asian Solid-State Circuits Conference (A-SSCC), November 2009, pp. 31–34.
5. Young-Deuk Jeon, Young-Kyun Cho, Jae-Won Nam, Kwi-Dong Kim, A 9.15mW 0.22mm2 10b 204MS/s pipelined SAR ADC in 65nm CMOS, custom integrated circuits conference, September 2010, pp. 1–4.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献