1. A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9db SNDR and 3db effective resolution bandwidth of 1.5GHz in 65nm CMOS;Stepanovic;IEEE J. Solid-State Circuits,2013
2. Young-Kyun Cho, Jae-Ho Jung, Kwang Chun Lee, A 9-bit 100MS/s flash-SAR ADC without track-and-hold circuits, in: Proceedings of IEEE International Symposium On Wireless Communication Systems, ISWCS, 2012, pp. 880–884.
3. C.C. Lee, M.P. Flynn, A 12b 50MS/s 3.5mW SAR assisted 2-stage pipeline ADC, in: Proceedings of IEEE International Symposium On VLSI Circuits Digest of Technical Papers, 2013, pp. 239–240.
4. current reference pre-charging techniques for low-power zero-crossing pipeline-SAR ADCs;Kuppambatti;IEEE J. Solid-State Circuits,2014
5. Mohamed Abbas, Yasuo Furukawa, Satoshi Komatsu, Takahiro J. Yamaguchi, Kunihiro Asada, Clocked comparator for high-speed applications in 65nm technology, In: Proceedings of IEEE Asian Solid-State Circuit Conference, 2010, pp. 1–4