1. Process variation study of ground plane SOI MOSFET;Saremi,2010
2. Upper drift region double step partial SOI LDMOSFET: a novel device for enhancing breakdown voltage and output characteristics;Jamali Mahabadi;Superlattice. Microst.,2016
3. The four-gate transistor;Cristoloveanu,2002
4. The multiple-gate MOS-JFET transistor;Blalock;Int. J. High Speed Electron. Syst.,2002
5. Four-gate transistor voltage-controlled negative differential resistance device and related circuit applications;Akarvardar,2006