1. V. Migairou, R. Wilson, S. Engels, Z. Wu, N. Azemard, P. Maurine, “A simple statistical timing analysis flow and its application to timing margin evaluation”, in: 16th International Workshop on Power and Timing Modeling, Optimization and Simulation PATMOS'07, Montpellier, France. September (2006) 138–147
2. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation;Borkar;IEEE, Micro,2005
3. Statistical timing analysis: from basic principles to state of the art;Blaauw;IEEE Transactions on Computer-Aided design of Integrated Circuits and Systems,2008
4. Variability-driven gate sizing for binning yield optimization;Davoodi;IEEE Transactions on Very Large Scale Integration Systems TVLSI'08,2008
5. V. Narayanan, Z. Yan, E. Macii, S. Bhanja, in: Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, Orlando, Florida, USA, May 4–6, ACM. (2008).