1. 2001 The international technology roadmap for semiconductors;Allan;Computers,2002
2. S. Hamdioui, Z. Al-Ars, J. Jimenez, J. Calero, PPM Reduction on Embedded Memories in System on Chip, in: IEEE Proceedings of the European Test Symposium, Freiburg, Germany, May 2007, pp. 85–90.
3. Testing Semiconductors Memories. Theory and Practice;van de Goor,1998
4. S. Hamdioui and A.J. van de Goor, Experimental Analysis of Spot Defects in SRAM. Realistic Fault Models and Tests, in: Proceeding of the Ninth Asian Test Symposium, Taipei, Taiwan, December 2000, pp. 131–138.
5. On comparing functional fault coverage and defect coverage for memory testing;Kim;IEEE Trans. CAD,2000