1. A PVT-tolerant oscillation-collapse-based true random number generator with an odd number of inverter stages;Park;IEEE Transactions on Circuits and Systems II: Express Briefs,2022
2. Highly efficient true random number generator in FPGA devices using phase-locked loops[C]//2015 20th;Deak;International Conference on Control Systems and Computer Science,2015
3. Analysis and enhancement of random number generator in FPGA based on oscillator rings[C]//2008;Wold;International Conference on Reconfigurable Computing and FPGAs,2008
4. A noise-based IC random number generator for applications in cryptography;Petrie;IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications,2000
5. A high-speed FPGA-based true random number generator using metastability with clock managers;Frustaci;IEEE Transactions on Circuits and Systems II: Express Briefs,2023