Scalable linear array architectures for matrix inversion using Bi-z CORDIC-Reference-Cited by-同舟云学术

Scalable linear array architectures for matrix inversion using Bi-z CORDIC

Published:2012-02 Issue:2 Volume:43 Page:141-153
ISSN:0026-2692
Container-title:Microelectronics Journal
language:en
Short-container-title:Microelectronics Journal

Author:

Luo J.W.,Jong C.C.

Publisher

Elsevier BV

Subject

General Engineering

Reference29 articles.

1. Complexity of solving linear systems in different models of computation;Bojańczyk;SIAM J. Numer. Anal.,1984

2. Systolic adaptive beamforming;Shepherd,1993

3. M. Ylinen, A. Burian, J. Takala, Direct versus iterative methods for fixed-point implementation of matrix inversion, in: Proceedings of the 2004 International Symposium on Circuits and Systems, 2004, p. III–225-8.

4. A systolic architecture for fast dense matrix inversion;El-Amawy;IEEE Trans. Comput.,1989

5. C.K. Singh, S.H. Prasad, P.T. Balsara, VLSI Architecture for matrix inversion using modified Gram–Schmidt based QR decomposition, in: Proceedings of the 20th International Conference on VLSI Design, 2007, pp. 836–841.

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Asynchronous Coarse-Grained Reconfigurable Computing Architecture for Matrix Inversion;2024 9th International Conference on Computer and Communication Systems (ICCCS);2024-04-19

2. Efficient Floating-Point Givens Rotation Unit;Circuits, Systems, and Signal Processing;2020-11-01

3. A Novel Minimum Variance Beamformer and Its Circuit Design for Ultrasound Beamforming;2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT);2020-08

4. A New Variable Forgetting Factor-Based Bias-Compensated RLS Algorithm for Identification of FIR Systems With Input Noise and Its Hardware Implementation;IEEE Transactions on Circuits and Systems I: Regular Papers;2020-01

5. A 1-V to 0.29-V sub-100-pJ/operation ultra-low power fast-convergence CORDIC processor in 0.18-μm CMOS;Microelectronics Journal;2018-06