1. Area-efficient multipliers for digital signal processing applications;Kidambi;IEEE Trans. Circuits Syst.—II: Analog and Digital Signal Processing,1996
2. M.J. Schulte, E.E. Swartzlander Jr., Truncated multiplication with correction constant [for DSP], in: Workshop on VLSI Signal Processing, 20–22 October 1993.
3. R. Michard, A. Tisserand, N. Veyrat-Charvillon, Carry prediction and selection for truncated multiplication, in: Workshop on Signal Processing Systems (SiPS), Banff, Canada, October 2006, pp. 339–344.
4. Design of low-error fixed-width multipliers for DSP applications;Jou;IEEE Trans. Circuits Syst.—II: Analog and Digital Signal Processing,1999
5. F. Curticapean, J. Niittylahti, A hardware efficient direct digital frequency synthesizer, in: Proceedings of IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001), vol. 1, Malta, 2–5 September 2001, pp. 51–54.