Author:
Khorami Ata,Sharifkhani Mohammad
Reference24 articles.
1. Design techniques for high-speed, high-resolution comparators;Razavi;Solid-State Circuits, IEEE J.,1992
2. Behzad Razavi, and 罗扎. Design of analog CMOS integrated circuits. 清华大学出版社有限公司, 2001.
3. A 10 b, 20 M sample/s, 35 mW pipeline A/D converter;Cho;Solid-State Circuits IEEE J.,1995
4. Yield and speed optimization of a latch-type voltage sense amplifier;Wicht;IEEE J. Solid-State Circuits,2004
5. Kickback noise reduction techniques for CMOS latched comparators;Figueiredo;Circuits Syst. II: Express Briefs, IEEE Trans.,2006
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design and Analysis of a Power-Efficient Dynamic Comparator with an Improved Transconductance in Ultra-low Power SAR ADC Applications;Circuits, Systems, and Signal Processing;2024-08-13
2. A study on power and delay reduction techniques of latched comparator;2023 2nd International Conference on Advancements in Electrical, Electronics, Communication, Computing and Automation (ICAECA);2023-06-16
3. A modified dynamic comparator for lowering peak kink in differential amplifier and latch;INTELLIGENT BIOTECHNOLOGIES OF NATURAL AND SYNTHETIC BIOLOGICALLY ACTIVE SUBSTANCES: XIV Narochanskie Readings;2023
4. A Study on Optimization of Dual Rail and Charge Sharing based Dynamic Latched Comparator;2022 3rd International Conference on Electronics and Sustainable Communication Systems (ICESC);2022-08-17
5. Design Approaches of Ultra-Low Power SAR ADC for Biomedical Systems — A Review;Journal of Circuits, Systems and Computers;2022-05-09