1. Y. Ogata, T. Endo, N. Maruyama, S. Matsuoka, An efficient, model-based CPU-GPU heterogeneous FFT library, in: Proceedings of the International Symposium on Parallel and Distributed Processing (IPDPS), 2008, pp. 1–10.
2. Ultra-high performance, data parallel radar implementations;Reddaway;IEEE Aerosp. Electron. Syst. Mag.,2006
3. F. Messaoud, A. Peizerat, A. Dupret, Y. Blanchard, On-chip compression for HDR image sensors, in: Proceedings of the Conference Design and Architectures for Signal and Image Processing (DASIP), 2010, pp. 176–182.
4. K. Kloker, B. Lindsley, N. Baron, G. Sohie, Efficient FFT implementation on an IEEE floating-point digital signal processor, in: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP), vol. 2, 1989, pp. 1302–1305.
5. B. Duan, W. Wang, X. Li, C. Zhang, P. Zhang, N. Sun, Floating-point mixed-radix FFT core generation for FPGA and comparison with GPU and CPU, in: Proceedings of the International Conference on Field-Programmable Technology (FPT), 2011, pp. 1–6.