1. C. Wu, Memory Testing, Lab for Reliable Computing (LaRC), EE, NTHU.
2. C. Wu, Ram Fault Models and Memory Testing, Lab for Reliable Computing (LaRC), EE, NTHU.
3. Diagnosis and Reliable Design of Digital Systems;Breuer,1976
4. An optimal algorithm for testing stuck-at faults in random access memories;Knaizuk;IEEE Trans. Comput.,1977
5. Testing Semiconductor Memories, Theory and Practice;van de Goor,1991