1. Design of ion-implanted MOSFET's with very small physical dimensions;Dennard;IEEE J. Solid State Circ.,1974
2. Holisitic device exploration for 7nm node;Raghavan,2015
3. A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027um2 high density 6-T SRAM cell for mobile SoC applications;Wu,2016
4. Highly manufacturable 7nm FinFET technology featuring EUV lithography for low power and high performance applications;Ha,2017
5. A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm2SRAM cell size;Natarajan,2014