1. A study of compact thermal model topologies in CFD for a flip chip plastic ball grid array package;Shidore;IEEE Trans. Components Packag. Technol.,2001
2. H. Vinke, C.J.M. Lasance, Thermal characterization of electronic devices by means of improved boundary condition independent compact models, in: Proceedings of Euro-Therm, Leuven, Belgium, 1995, pp. 115–124.
3. M. Rencz, G. Farkas, A. Poppe, V. Szekely, B. Coutois, A methodology for the generation of dynamic compact models of packages and heat sinks from thermal transient measurements, in: Proceedings of the IEEE/CPMT/SEMI International Electronics Manufacturing Technology Symposium, 2003, pp. 117–123.
4. M. Rencz, G. Farkas, A. Poppe, V. Szekely, B. Courtois, An alogarithm for the direct co-simulation of dynamic compact models of packages with detailed thermal models of boards, in: Proceedings of the IEEE Electronics Packaging Technology Conference, 2002, pp. 293–298.
5. J.B. Sauveplane, P. Tounsi, E. Scheid, A. Deram, 3D electro-thermal investigations for reliability of ultra low ON state resistance power MOSFET, Microelectron. Reliab. 48(8–9), in: Proceedings of the 19th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF 2008), August–September 2008, pp. 1464–1467.