1. Low-power state assignment techniques for finite state machines;Baccheletta,2000
2. Automatic synthesis of low-power gated-clock finite-state machines;Benini;IEEE Trans. CAD Integr. Circ. Syst.,1996
3. Car: on the highway towards de-synchronization;Bertrand,2017
4. Towards a complete methodology for synthesizing bundled-data asynchronous circuits on fpgas;Bhardwaj,2019
5. An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop;Bonetti,2015