1. B. Yu, L.L. Chang, S. Ahmed, et al., FinFET scaling to 10nm gate length, in: International Electron Devices Meeting Technical Digest, 2002, p. 251.
2. B. Doyle, B. Boyanov, S. Datta, et al., Tri-gate fully-depleted CMOS transistors: fabrication, design and layout, Symposium on VLSI Technology Technical Digest Paper, 2003, p. 10A-2.
3. F.L. Yang, D. Lee, H.Y. Chen, et al., 5nm-gate nanowire FinFET, Symposium on VLSI Technology Technical Digest Paper, 2004, p. 196.
4. Continuous analytic I–V model for surrounding-gate MOSFETs;Jiménez;IEEE Electron Device Letters,2004
5. Multiple-gate SOI MOSFETs: device design guidelines;Park;IEEE Transactions on Electron Device,2002