1. A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise;Meninger;IEEE J. Solid-State Circuits,2006
2. Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level;Razavi,2020
3. Integrated RF receiver front ends and frequency synthesizers for wireless;Wilson,1996
4. On randomization of digital delta-sigma modulators with DC inputs;Borkowski,2006
5. Hardware reduction in Digital Delta-sigma modulators via error masking - Part I: MASH DDSM;Ye;IEEE Trans. Circuits Syst. I. Regul. Pap.,2009