Author:
Ghavami Behnam,Pedram Hossein
Reference31 articles.
1. D..Duarte, N. Vijaykrishnan, M.J. Irwin, H.S. Kim, G. McFarland, Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes, in: Proceedings of International Conference on Computer Design (ICCAD), 2002, pp. 382–387.
2. V. ortex superscalar processor. Fulcrum Corporation. 〈http://www.fulcrummicro.com/techchip〉gallery.html, 2001.
3. C.G. Wong, Alain J. Martin, High-Level Synthesis of Asynchronous Systems by Data Driven Decomposition, in: Proceedings of Design Automation Conference (DAC), 2003.
4. An EDA Tool for Implementation of Low Power and Secure Crypto-Chips;Ghavami,2008
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Spatial correlation-aware statistical dual-threshold voltage design of template-based asynchronous circuits;COMPEL - The international journal for computation and mathematics in electrical and electronic engineering;2018-05-08
2. TECHNIQUES FOR LOW LEAKAGE NANOSCALE VLSI CIRCUITS: A COMPARATIVE STUDY;Journal of Circuits, Systems and Computers;2014-05-08