1. A.R. Agnihotri, P.H. Madden, Congestion reduction in traditional and new routing architectures, in: Proceedings of the ACM Great Lakes Symposium on VLSI, 2003, pp. 211–214.
2. Estimating routing congestion using probabilistic analysis;Lou;IEEE Trans. Comput.-Aided Des.,2002
3. R. Dobkin, A. Kolodny, A. Morgenshtein, Fast asynchronous bit-serial interconnects for network-on-chip, in: Proceedings of the International Symposium on Asynchronous Design, 2006, pp. 117–127.
4. S.J. Lee, K. Kim, H. Kim, N. Cho, H.J. Yoo, Adaptive network-on-chip with wave-front train serialization scheme, in: Proceedings of the VLSI Circuits, 2005, pp. 104–107.
5. Coping with latency in SOC design;Carloni;IEEE Micro, Special Issue Syst. Chip,2002