1. C. An, et al., in: IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest, pp. 746–749.
2. A floating gate and its application to memory devices;Kahng;Bell Syst. Tech. J.,1967
3. J. Kim, et al., in: 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual, pp. 554–557.
4. An overview of resistive random access memory devices;Li;Chinese Sci. Bull.,2011
5. Nonvolatile multilevel memory effect in Cu/WO3/Pt device structures. physica status solidi (RRL)–Rapid;Li;Res. Lett.,2010