1. A 90-nm logic technology featuring strained-silicon;Thompson;IEEE Trans. Electron Devices.,2004
2. Effective Schottky Barrier Height modulation using dielectric dipoles for source/drain specific contact resistivity improvement;Ang;Tech. Dig. - Int. Electron Devices Meet. IEDM.,2012
3. Holisitic device exploration for 7nm node, Proc. Cust. Integr;Raghavan;Circuits Conf. 2015-Novem,2015
4. Novel solutions to enable contact resistivity <1E-9 Ω-cm2for 5nm node and beyond, 2018 Int;Hung;Symp. VLSI Technol. Syst. Appl. VLSI-TSA,2018
5. (Invited) Laser Annealing in CMOS Manufacturing;Gluschenkov;ECS Trans.,2018