1. C. Jungemann, B. Meinerzhagen, In-advance CPU time analysis for Monte Carlo device simulations, in: Proceedings of the SISPAD, Kobe, Japan, 2002.
2. Y. Taur, C.H. Wann, D.J. Frank, 25nm CMOS design considerations, IEDM Tech. Dig. (1998) 789–792.
3. S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, et al. A 90nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1um2 SRAM cell, IEDM Tech. Dig. (2002) 61–64.
4. Consistent hydrodynamic and Monte-Carlo simulation of SiGe HBTs based on table models for the relaxation times;Neinhüs;VLSI Des.,1998
5. Hydrodynamic equations for semiconductors with non-parabolic bandstructures;Thoma;IEEE Trans. Electron Devices,1991